In spite of other proposed new memory devices, the only practical chip-featured non-volatile memory (NVM) device is charge-trapping (CT) flash memory device. However, the CT flash memories will eventually face some limitations such as slow \~microsecond program/erase (P/E) speed and poor endurance (maximum 10^6^ cycles)[@b1][@b2][@b3][@b4][@b5][@b6]. In addition, the compensating peripheral circuits that are required due to its high operation voltage and slow P/E speed reduces its effective storage area by making the integration level of CT flash memory lower than that of the other random-access memories (RAMs). Thus, the applications of CT flash memory have been extremely limited to auxiliary portable storage devices, such as universal serial bus (USB) and secure digital (SD) memory cards. Therefore, new concepts for NVM, such as phase-change RAM (PcRAM)[@b7], magnetoresistive RAM (MRAM)[@b8], resistive RAM (RRAM)[@b9], and ferroelectric RAM (FeRAM)[@b10][@b11][@b12], have been demonstrated for the next generation NVM.

Among these emerging new NVM, the FeRAM uses ferroelectric materials as storage elements and has been a promising candidate since the late 1970s[@b13]. There were many attempts to replace the current NVM or well-developed dynamic random-access memory (DRAM) because of its similar structure and operation to DRAM and its non-volatility similar to NVM. In a particular type of FeRAM, the ferroelectric field-effect transistor (FeFET) with metal-ferroelectric-insulator-semiconductor (MFIS) structure has been focused for the very-large-scaled-integrated (VLSI) memory cells since 1974[@b14]. The FeFET can theoretically feature a nano-scaled NVM, nanosecond P/E speed, low-operation voltage, and nondestructive readout operation[@b15][@b16][@b17]. However, it is reported that it is almost impossible to integrate a high-quality ferroelectric thin-film into Si-based devices because of its naturally formed grain boundaries and undesirable inter-diffusion reaction between the Si and ferroelectric material. It is reported that perovskite SrTiO~3~ is an excellent substrate for growth of ferroelectric thin-films such as BaTiO~3~ with near perfect epitaxy but is cannot be applied in the gate oxide of Si-based field-effect transistor (FET)[@b18][@b19]. In terms of well-developed semiconductor manufacturing technology, depositing a ferroelectric material directly into Si have no choice but to use a polycrystalline ferroelectric thin-film for gate oxide. Unfortunately, the grain-boundaries in ferroelectric thin-film result in a decreased remnant polarization (P~r~), a decreased coercive electric field (E~c~), and an increase leakage current[@b20][@b21]. Moreover, the ferroelectricity is degraded in hydrogen ambient annealing which is a necessary step for back-end-of-line process in FET[@b22][@b23]. Therefore, so far no one truly has demonstrated a FeFET with long retention and good endurance characteristics. In our group, we have analyzed the grain-boundary degradation effects in Pb(Zr,Ti)O~3~ (PZT) and proposed a solution to achieve a epitaxial-like single-grains by seeding method[@b24][@b25][@b26][@b27]. This technology is termed selectively nucleated lateral crystallization (SNLC). Separating the nucleation and growth mechanism in PZT can control the grain size and grain-boundaries at a desirable location. Our previous works of were mostly focused on the metal-ferroelectric-metal capacitor for the replace of DRAM capacitor[@b24].

In this work, we have investigated the SNLC mechanism for first time and successfully fabricated a FeFET with epitaxial-like PZT thin-film achieved by SNLC. The grains were in highly uniform rectangular shape with (111) preferred orientation. Based on the high-quality SNLC-PZT, the FeFET showed a long retention and excellent endurance characteristics which is comparable to current CT memory.

Results and Discussion
======================

Mechanism of SNLC-PZT
---------------------

To understand the crystallization mechanism, the reaction sequences in the formation of PZT thin-film having PbO-ZrO~2~-TiO~2~ mixture system have been studied by many researchers[@b28][@b29][@b30][@b31]. In the mixture system, various intermediate phases react to form a perokvskite PZT. It is generally agreed that the formation of PbTiO~3~ and PbTi~3~O~7~ is the important intermediate to phase form perovskite PZT[@b32]. In SNLC mechanism, the role of Pt as catalyst can efficiently control the solid-reaction rate of PZT having PbO-ZrO~2~-TiO~2~ mixture system. Using the seeding-Pt layer for crystallization, the Pt layer reduces the potential barrier of TiO~2~ elements to be reacted with PbO, which results in PbTi~3~O~7~ and trace of PbTiO~3~. The first step of the reaction begins with forming trace of TiO~x~ and PbO~x~ underneath the Pt-seed ([Fig. 1a](#f1){ref-type="fig"}). In the second step, the PbTi~3~O~7~ and PbZrO~3~ are formed by reaction with PbO~x~, TiO~x~, and ZrO~x~ traces located underneath the Pt-seed ([Fig. 1b](#f1){ref-type="fig"}). Typically, the first and second steps occur at 600 °C. In third step, the PbTi~3~O~7~ reacts with the PbZrO~3~ and eventually forms a stable perovskite PZT located underneath Pt-seed ([Fig. 1c](#f1){ref-type="fig"}). For the fourth step, it was found that the nucleation of the perovskite-phase PZT seed starts to grow laterally until the PbTi~3~O~7~ is absent or distorted by the extended defects ([Fig. 1d](#f1){ref-type="fig"}). The interface of PbTi~3~O~7~ migration absorbs the PbZrO~3~ and forms an oxygen deficient pyrochlore phase of Pb~2~Zr~2~Ti~2~O~7−x~ [@b28]. It should be noted that the ambient of annealing condition should be oxygen or air ambient in order to achieve a perovskite PZT. Therefore, it is possible to control the grain size and grain-boundary locations by Pt-dot for artificial nucleation. For VLSI FeFETs, we have design an array of Pt-dot pattern where each dots were 55 μm separated ([Fig. 1e](#f1){ref-type="fig"}). The separation spaces between the Pt dots determine the location of grain-boundary which is generally in the middle of the separation space ([Fig. 1f](#f1){ref-type="fig"}). The single-grain should be designed to cover the channel width (W) and channel (L) of FeFET. As shown in [Fig. 1g](#f1){ref-type="fig"}, the dimensions of the grains were 48.57 μm observed by field-emission scanning electron microscopy (FE-SEM). The average values of grain size and standard deviation for the SNLC-PZT were 48.1 5 μm and 7\~8%, respectively. It is possible to fabrication a single FET or DRAM capacitor in the inside of single-grain. [Figure 1h](#f1){ref-type="fig"} shows a high-resolution transmission electron microscope (HR-TEM) image of the SNLC PZT/ZrTiO~4~/p-Si cross-section and the corresponding diffraction pattern of SNLC-PZT. It was found that the SNLC-PZT showed a single diffraction pattern representing the \[111\] preferred orientation. Moreover, it clearly shows smooth PZT/ZrTiO~4~ and ZrTiO~4~/Si interfaces over the entire area. Forming a good interface is a pre-requisite for obtaining a long retention and low gate leakage current to realize a reliable FeFET.

The x-ray diffraction (XRD) 2-theta profiles confirm the SNLC perovskite PZT and the intermediate phase of PbTiO~3~ and PbTi~3~O~7~ ([Fig. 2a](#f2){ref-type="fig"}). Since the ZrTiO~4~ and PZT were deposited below 300 °C, there an amorphous-PZT is achieved in the as-deposited condition. The Pt seed showed (111) and (200) of polycrystalline texture at 40 and 46°. After 1-sec of rapid thermal annealing (RTA) at 700 °C, various pyrochlore PbTiO~3~ intermediate phases were observed. Although there were no intensified perovskite-PZT observed in this step, this step is thought be to step 1 and 2 of SNLC mechanism. Afterward, the samples were annealed at 1 and 2 hrs at 550 °C by tube-furnace. The intensity of (100) and (101) oriented peaks of PbTiO~3~ was increased and the intensity of (111) oriented peaks of perovskite-PZT was observed at 38°. After annealing 2-hrs, a (111) preferred perovskite-PZT peak confirms the single-grain of perovskite PZT. The increased (111)-PZT is resulted by converting the pyrochlore intermediate phase to the perovskite PZT, which is considered as the step 4 of SNLC mechanism. If only a single Pt-seed exists, the rosette grain-size cannot be grown infinity. The radius of grain size is strongly influenced by the annealing temperature, not by the annealing time. The behavior of SNLC-PZT grain-growth as a function of annealing temperature and time is shown in [Fig. 2b](#f2){ref-type="fig"}. It is found that the radius of grains are linearly increased at the initial 1hr and eventually saturated after 2 hrs. The saturation phenomenon is a unique process observed only when the nucleation and growth is divided. In classical nucleation and growth, it is reported that the nucleation site controlled by Boltzmann thermodynamics is simultaneously generated with the grain-growth[@b33][@b34][@b35]. Thus, typically the grain size is strongly determined by the competing energy of the generating the nucleation site to the energy of the grain-growth. In SNLC mechanism, the average grain size can be obtained up to 52 μm at 650 °C; however, it shows a wide standard deviation of grain size. The distributions of the grain size above 650 °C annealing showed large generation of nucleation sites which are not artificially controlled by the Pt-seed ([Fig. 2c](#f2){ref-type="fig"}). It is observed that these randomly generated nucleation sites are also competing its energy with the grain-growth energy which becomes similar to the classical nucleation and growth. To understand competing energy of nucleation and growth in SNLC mechanism, the grain-growth activation energy (E~Ga~) is estimated from the extracting the Arrhenius plot of grain-growth rate while the nucleation activation energy (E~Na~) is determined by the onset temperature of the PZT nucleated seed confirmed from the XRD 2-theta profiles. The E~Na~ was 0.8 eV and the E~Ga~ was 0.3 eV which was 0.5 eV lower than the nucleation energy. According to the different energy level, it is effectively suppresses the generation of nucleation sites during the grain-growth ([Fig. 2d](#f2){ref-type="fig"}). Note that the driving force of SNLC is from volume shrinkage in perovskite-to-pyrochlore transformation and it is related to the thermodynamic equilibrium condition. The internal-energy of pyrochlore-structure should be balanced with the perovskite interface-energy. When the grain size becomes large enough, the interface energy dominates the internal energy[@b36]. The results in a self-limiting behavior which is consistent with grain saturation at a certain annealing time. Otherwise, increasing the annealing temperature enlarges the internal energy which means it has no choice but to generate nucleation sites in order to balance thermodynamic equilibrium condition.

Integration of SNLC-PZT into Si FET
-----------------------------------

In order to fabricate a FeFET with SNLC-PZT, the fabrication procedure begins with forming a 400-nm depth of SiO~2~ shallow-trench-isolation (STI) on (100) oriented p-type Si wafer ([Fig. 3a](#f3){ref-type="fig"}). Then, a 2-nm thick ZrTiO~4~ was deposited by RF magnetron sputtering for the inter-diffusion barrier to prevent the reaction of PZT and Si. The quality of ZrTiO~4~ is significantly important obtain a clear, smooth, low-grain boundary density and crack-free film. In addition, the formation of ZrTiO~4~ is not considered as the intermediated phase of PZT. There were no typical peaks observed by the XRD 2-theta profiles. Then, a 200-nm thick amorphous-PZT was sequentially deposited by RF magnetron sputtering using a single-composite target of PbZr~0.52~Ti~0.48~O~3~ at 200 °C using O~2~:Ar = 1:1. Next, the 50-nm thick Pt-seed array was formed by 5 μm off-set from the Si active region ([Fig. 3b](#f3){ref-type="fig"}). The samples were annealed by 1-sec pulse of RTA at 700 °C in air ambient in order to form an artificial PZT-seed underneath the Pt-seed ([Fig. 3c](#f3){ref-type="fig"}). Next, the samples were annealed at 550 °C by tube-furnace in ambient for 2 hrs in order to cover the Si active layer. According the [Fig. 2b](#f2){ref-type="fig"}, the grain size is 30 μm which is enough to fabricate a single FeFET (W/L = 20/5 μm) inside the grain. After the grain growth, a 200-nm thick Pt was deposited for gate electrode and completion of MFIS capacitor ([Fig. 3d](#f3){ref-type="fig"}). Then, the Pt/PZT/ZrTiO~4~ was etched away for self-aligned PH~3~ doping to form source and drain ([Fig. 3e](#f3){ref-type="fig"}). The phosphorous ions were implanted at 15 keV of accelerating voltages and RF power of 150 W at room temperature ([Fig. 3f](#f3){ref-type="fig"}). Afterward, a 500-nm thick SiO~2~ passivation layer was deposited and open for 500-nm thick Al contacts in gate, source and drain ([Fig. 3g](#f3){ref-type="fig"}). All of the device dimension were measured at W/L = 3.5/2 μm.

Electrical and Endurance Characteristics
----------------------------------------

The hysteric transfer (I~d~ − V~g~) characteristics of the SNLC-PZT FeFET were investigated at 0.1 V of drain voltage with W/L = 20/5 μm ([Fig. 4a](#f4){ref-type="fig"}). For the program and erase operation, the device was pulsed for 500 nsec at ±6 V, which is ultra-fast for that low an operating voltage, the best reported thus far. It shows a large threshold voltage (V~th~) shift (\~2.15 V) from the lower and upper curve. The lower and upper curve defined the erase ("0" state) and program state ("1" state). In addition, the V~th~ is defined as the gate voltage at which the drain current reaches 10 nA x W/L at drain voltage of 0.1 V. It is important to obtain a large V~th~ shift in order to sense a clear distinguished "0" and "1" state. These shifts in turn-on gate voltage of the FeFET are originated from the polarization of PZT. In the view point of the transistor, excellent electrical properties were also successfully confirmed. Field-effect mobility (μ~fe~) can be determined by applying the simplified equation below the low drain voltage, which belongs to the linear regime in the transfer characteristics:

where C~ox~ and g~m~ correspond to the gate oxide (PZT + ZrTiO~4~) capacitance per unit area and transconductance extracted from the variation of drain current and gate voltage. The obtained μ~fe~ was approximately 350 cm^2^V/sec. Other important parameters of subthreshold slope (SS) and the I~on~/I~off~ ratio were 75 mV/dec and 1.4 × 10^8^ in both "0" and "1" states. These characteristics showed that the SNLC-PZT FeFET has excellent performances that have not been reported so far, and they are concluded to result from the single-grain PZT. To characterize the endurance performance, the gate voltage was pulsed at ±6 V in 1 MHz of frequency. After the various fatigue cycles, the hysteresis transfer curves have been maintained even after 10^11^ cycles ([Fig. 4b](#f4){ref-type="fig"}). There was no degradation in the memory window, but also no degradation in the transistor properties, such as I~on~/I~off~ ratio, SS, and μ~fe~. In particularly, the SS is related to the charge-trapping in the interface of ZrTiO~4~/Si and can be expressed as follow:

where the kT/q is the Boltzmann constant and ΔC~it~ is the capacitance originated from the generation of interface traps. The interfacial defects can be roughly estimated by ΔC~it~ = qD~it~. In our SNLC-PZT, there was no SS change even after 10^11^ cycles. These excellent results are the result of the smooth interface which avoids small undesirable charge-trappings in the PZT layer. With regard to the current CT flash memory, its maximum fatigue cycle was 10^6^ with a 10-V high operating voltage.Moreover, it is reported that the poly-grain PZT shows 10^4^ of maximum fatigue cycles[@b1][@b2][@b3][@b4][@b5][@b6][@b35]. In statistical view, the V~th~ distribution was shown in order to verify in VLSI memory ([Fig. 4c](#f4){ref-type="fig"}). The average V~th~ of "0" and "1" state in initial state were 0.79 and 2.17 V and the standard deviations of "0" and "1"state in initial state cycles were 0.19 and 0.18. After 10^11^ cycles of fatigue, the average of V~th~ in "1" state slightly shift (less than 1%) to the positive gate voltage without a change in standard deviation. To evaluate the P/E speed, the V~th~ was measured under various pulses at 6 V for erasing and −6 V for programming ([Fig. 4d](#f4){ref-type="fig"}). The programming speed and erasing speed showed a saturation of V~T~ about 5 × 10^−7^ sec at 6 V of operating voltage. It is reported that the switching speed of a FeFET is determined by the polarization speed which is observed in a nanosecond whereas the CT flash memory speed is determined by the quantum tunneling phenomenon which is observed in a microsecond[@b1][@b2][@b3][@b4][@b5][@b6]. Moreover, the switching speed of the FeFET on a single-grain of PZT was not changed even after 10^11^ of fatigue cycles. These excellent results are not easily overserved in current CT flash memory. Unlike the CT flash memory, it is reported that the switching kinetics are typically related to the polarization characteristics[@b17][@b37]:

where E~c~ is the coercive field, V~c~ is the coercive voltage and t~f~ is the thickness of the ferroelectric thin-film. According to the equation, PZT requires a large E~c~ to achieve a large V~th~ shift because the physical height of gate-stack is fixed. It was found that the V~c~ is 1.05 and it was slightly reduced to 0.98 after the 10^11^ cycle of fatigue test ([Fig. 4e](#f4){ref-type="fig"}). However it did not affect the I~d~ − V~g~ hysteresis. In the polarization curve, the SNLC-PZT showed a 25 μC/cm^2^ of large polarization remnant field (P~r~) which is comparable with the epitaxial-grown PZT (20\~50 μC/cm^2^)[@b38][@b39]. The reliable switching properties are affected by the quality of ferroelectric thin-film. It is reported that the electric-field induced oxygen vacancies are likely to migrate toward the near metal electrodes or grain boundaries in high defect density PZT[@b40][@b41]. However, these results are still controversial because the perovskite-structures could not afford large point defects. Instead, the perovskite lattice is collapse with shear vector of and eventually forms a Ruddlesden-Popper stacking fault lattices[@b42]. Fortunately, the stacking fault observation is not observed in the single or high-quality perovskite-thin-films. It can be concluded that the SNLC-PZT showed a strong immune to the fatigue cycles.

Retention Characteristics
-------------------------

In general, the FeFET with MFIS capacitor has a short retention time comparing to CT flash memory. The short retention time in FeFET are attributed by two major problems[@b43][@b44]: 1) generation of self-depolarization field (E~de~) and 2) high gate leakage conduction. These properties are influenced by the quality of ferroelectric and buffer insulator thin-film. Considering the metal-ferroelectric-metal (MFM) structured capacitor, the generation of E~de~ is effectively suppressed by the compensating charge presented on both sides of metals. In fact, there are some generations of E~de~ even in the MFM capacitor because the metallic impurities and oxygen vacancies can be lose compensated charges near the electrode. Some of the research groups attempt to insert conductive metal-oxides for inter-diffusion barriers, such as IrO~2~[@b45][@b46] and RuO~2~[@b47][@b48]. On the other hand, for the FeFET with MFIS structures, the E~de~ always exists due to the finite semiconductor and buffer insulator. [Figure 5](#f5){ref-type="fig"} shows the equivalent circuits of MFIS in series with ferroelectric (C~FE~), buffer insulator (C~i~), and semiconductor capacitance (C~s~). When a gate voltage induces a polarization in ferroelectric thin-film, the charge is balanced as:

where the V~FE~ is the voltage drop at the ferroelectric thin-film. When V~FE~ is zero-bias, it is rewritten as:

From this result, the ferroelectric charges can be expressed as:

This can lead the E~de~ as:

where ε~FE~ is the dielectric constant of the ferroelectric thin-film. According to [equation (7)](#eq9){ref-type="disp-formula"}, there is always a finite depolarization field as long as the C~i~ is not infinity. Thus, it is important to develop a high dielectric constant for buffer insulator for low E~de~. Recently, the HfO~2~ (ε~r~ \~ 20) buffer layers were demonstrated in the MFIS structured FeFET. Ishiwara reported that the Hf based oxides, such as HfO~2~ and HfTaO buffer layer can improve the retention time up to several days[@b49][@b50]. In addition, other groups attempt to use relatively low dielectric constant ferroelectric thin-films, such as SrBi~2~Ta~2~O~9~ (ε~r~ \~ 50)[@b51] and polyvinlylidenefluoride (PVDF) polymer (ε~r~ \~ 8.4)[@b52]. However, it still needs to considerable improvements of retention time with high dielectric constant ferroelectric thin-film. In our SNLC-PZT FeFET, both ZrTiO~4~ (ε~r~ \~ 50) and the SNLC-PZT showed (ε~r~ \~ 1000) showed high dielectric constants.

The transfer characteristics as a function of data retention time are shown in [Fig. 6a](#f6){ref-type="fig"}. The P/E operation was the same as the fatigue test and the data were measured until 1 month (=31 days). The "0" and "1" states were pulse for 500 nsec at ±6 V. Only a parallel V~th~ shift was observed without any changes in the transistor properties. After 1 month of waiting time, the V~th~ shift only degraded 11%, which is a record in PZT based FeFET. There was no degradation until 15 days and the window started to slightly decrease after 15 days ([Fig. 6b](#f6){ref-type="fig"}). After 10-years later, 25% of V~th~ is expected by the extrapolation. In statistical view, the V~th~ distribution was shown in [Fig. 6c](#f6){ref-type="fig"}. The average V~th~ of "0" and "1" state in initial state were 0.79 and 2.1 V and the standard deviations of "0" and "1"state in initial state cycles were 0.17 and 0.18. After 1 month of awaiting time, the average of V~th~ in "1" state slightly shift (\~11%) to the negative gate voltage. Although the retention time is the highly recorded FeFET, it still needs large improvements to be comparable with the current CT flash memory. Another major cause of the short retention time is the gate leakage conduction and charge trapping of electron carriers in the interfaces of gate oxide[@b53]. When the FeFET is programmed, the polarization induces an inversion layer in the p-type Si. However, these induced electrons are easily attracted from the gate electrode and semiconductor sides. This injected electrons leads to local charge compensation and gradually diminished the effect of polarization. Thus, there is a trade-off between the thick and thin buffer insulator layer. A thick insulator layer could efficiently suppress the gate leakage conduction; however the generation of E~de~ is appeared by the increased C~i~. It is important to balance the buffer insulator thickness. In addition, the quality of ferroelectric layer strongly affects the gate current density. In terms of grain boundary, it is observed that gate leakage current density of polycrystalline-PZT (poly-PZT) is one order of magnitude higher than the SNLC-PZT ([Fig. 7a](#f7){ref-type="fig"}). Moreover, the gate current conduction of poly-PZT is dramatically increased from 10^−8^ to 10^−1^ A/cm^2^ after 10^11^ of fatigue cycles. On the other hand, there was almost no increase in the SNLC-PZT. It is well known that oxide leakage conduction shows an interface-limited Schottky emission in low bias region and bulk-limited space-charge-limited conduction (SCLC) or Poole-Frenkel emission current in high bias region[@b54][@b55]. In addition, it should be noted that the SCLC is not related whether the contact is depletion or accumulation type. The injection charges are trapped into the insulator and form space-charge distribution. In the SNLC-PZT, the gate current density conduction only shows an Ohimic-like conduction (slope 1.5) extracted from the log(V) and log(J~G~) ([Fig. 7b](#f7){ref-type="fig"}). On the other hand, the slope of poly-PZT showed 2, which considers to fil in a single trap[@b56]:

After filling the single-trap, it begins to fill a large number of multi-level trap distributions in the ZTO. Thus the slope is increased to 7 and 12 at high bias regime. To understand the grain-boundary effect in MFIS capacitor, [Fig. 7c](#f7){ref-type="fig"} shows a schematic energy diagram showing the entire possible damage and conduction path in poly-PZT. The induced electrons can damage the interface of ZrTiO~4~/Si which may contribute to the leakage path toward the PZT. Once the electrons flow to the ZrTiO~4~, it is accumulated in the interface of PZT/ZrTiO~4~. Afterward, the electrons fill the multi-traps in PZT, which leads to the high SCLC slope.

Progress of FeFET
-----------------

Most of the extensive researches of FeFET are focused on the finding a suitable high-*k* insulator for buffer layers without improving the quality of ferroelectric thin-film in order to achieve a long retention and good endurance characteristics[@b50][@b57][@b58][@b59][@b60]. In addition, some of the researchers have successfully achieved a high quality ferroelectric thin-film by using atomic-layer deposition; however its high cost and low poor reproducibility cannot be a solution in the mass-product industry[@b61]. Here, the SNLC technology is the possible solution to minimize the effects of both E~de~ and gate leakage density conduction by simply achieving an epitaxial-like PZT. The performances of state-of-the-art FeFET are summarized in [Table 1](#t1){ref-type="table"}. Comparing with the current CT flash memory, the tunnel oxide thickness must be thicker than 7-nm to ensure low gate leakage conduction to realize a 10-year retention time. Generally speaking, most of the ferroelectric thin-films are over 100-nm because a "dead layer" is generally observed in ultra-thin-film ferroelectrics[@b60]. Thus, it is important to develop a novel processing method for high quality ferroelectric.

Conclusion
==========

We have made a progress of integrating an epitaxial-like PZT thin-film into Si for nonvolatile FeFETs. Dividing the nucleation and grain-growth mechanisms, it is possible to obtain uniform and large rectangular-shaped grains, large enough to fabricate a transistor with a single-grain PZT thin-film. Surprisingly, the fabricated FeFET showed a V~th~ shift (2.2 V), low operation voltage (6V), and an ultra-fast P/E speed (5 × 10^−7^ sec). Moreover, the there was no degradation after 10^15^ cycles of bipolar fatigue testing and the sample even showed a long retention time after 1 year. All of these characteristics correspond to the best performance among all types of ferroelectric field-effect transistors reported thus far.

Experimental Methods
====================

Device Fabrication
------------------

The fabrication process for a FeFET with epitaxial-like single-grain PZT was started by forming a 400-nm deep shallow isolation trench, by inductively coupled plasma etching (Oxford Instruments, ICP 380) and depositing 400-nm SiO~2~ for filling the trench by plasma-enhanced chemical vapor deposition (Unaxis, VL-LA-PECVD). Then, a 2-nm thick ZTO layer for inter-diffusion barrier was deposited using an RF magnetron sputtering system (Vacuum Science, 2-inch 3-Gun) and a single composite target (purity 99.999%) at 200 °C with O~2~:Ar = 1:2. Next, a 200-nm thick amorphous-phase PZT was consecutively deposited by RF magnetron sputtering (Vacuum Science, 2-inch 3-Gun) using a single composite target (purity 99.999%) of PbZr~0.52~Ti~0.48~O~3~ at 200 °C with O~2~:Ar = 1:2. Next, a 50-nm thick Pt dot matrix was formed by depositing the Pt with a DC magnetron sputtering system (Vacuum Science, 2-inch mini-chamber) at room temperature and patterning the Pt with photolithography (Karl SUSS, MA-1006). The samples were annealed with a 1-sec pulsed Xe flash lamp at 650 °C in ambient air, for generating artificial nucleation seeds underneath the Pt dots. Then the samples were post-annealed for 2 hrs in a horizontal tube-furnace at 550 °C in air ambient for the grain growth. Then, a 200-nm thick Pt was deposited to form a gate electrode, by using a DC magnetron sputtering system (Vacuum Science, 2-inch mini-chamber) at room temperature and it was patterned by wet-etching. The source and drain were formed by ion implantation using PH~3~ (99% diluted in H~2~) plasma with 15 keV of accelerating voltage and 150 W of RF power. The dopants were electrically activated by 2 hrs of annealing at 500 °C. Afterward, a 500-nm thick SiO~2~ was deposited by plasma-enhanced chemical vapor deposition and opened for 500-nm thick Al metallization contacts.

Measurement
-----------

The measurements for electrical properties and capacitance properties were carried out by E5270B semiconductor analyzer (Agilent Technologies) and 4284A precision LCR meter (Agilent Technologies, Inc.). In addition, the polarization measurements were performed by RT66A (Radiant Technologies, Inc.).

Characterization
----------------

The crystal orientations were measured by XRD (PANalytical, X'pert Pro). The cross-sectional image was observed by high-resolution transmission electron microscopic image (JEOL, JEM-2100F).
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![(**a**) XRD 2-theta profile of as-deposited, after 1-sec pulse of RTA at 700 °C for nucleation, and grain-growth of PZT after 1 and 2 hrs in 550 °C. (**b**) Grain-growth in SNLC method as a function of furnace annealing time and temperature. (**c**) Distribution of SNLC-PZT grain size after various annealing temperatures at 2 hrs fixed time. (**d**) The schematic energy diagram for the SNLC nucleation and growth mechanism.](srep23189-f2){#f2}

![Device fabrication of SNLC-FeFET.\
(**a**) Formation of shallow-trench isolation having 400-nm depth of SiO~2~. (**b**) Deposition of 2-nm thick ZrTiO~4~ inter-diffusion barrier, 200-nm thick amorphous-PZT, and 50-nm thick Pt dot. (**c**) 1-sec pulse of RTA at 700 °C for nucleation seed. (**d**) 2-hr furnace annealing at 550 °C for epitiaxial grain-growth. (**d**) Deposition of 200-nm thick Pt gate electrode for MFIS capacitor. (**e**) Gate patterning process by wet and dry etching process. (**f**) Self-aligned PH~3~ doping process at 15 keV of accelerating voltages. (**g**) Deposition of 500-nm SiO~2~ passivation layer and Al interconnection contacts.](srep23189-f3){#f3}

![Fatigue effect on the electrical properties of SNLC-PZT FeFET.\
(**a**) Transfer curves after various fatigue cycle tests at 0.1 V of drain voltage. Note that the device dimension was W/L = 3.5/2 μm. (**b**) Fatigue Test respect to the threshold voltage at frequency 1 MHz. (**c**) Distribution of threshold voltage in erase and program state at initial and after 10^11^ fatigue cycles.](srep23189-f4){#f4}

![Multi-stacked gate oxide of SNLC-PZT FeFET is modeled by a ferroelectric capacitance (C~FE~) in series with the ZrTiO~4~ (C~i~) and Si (C~S~) capacitance.](srep23189-f5){#f5}

![Retention characteristics of SNLC-PZT FeFET.\
(**a**) Transfer curves as a function of retention time at 0.1 V of drain voltage. (**b**) Distribution of threshold voltage in erase and program state at initial and after 1 month. (**c**) Retention time test respect to the threshold voltage and its extrapolation to 1 year.](srep23189-f6){#f6}

![Grain boundary effect in the leakage characteristics.\
(**a**) Comparison of gate current density in poly- and SNLC-PZT at initial and after 10^11^ fatigue cycles. (**b**) The space-charge-limited conduction characteristics of poly- and SNLC-PZT. (**c**) Energy diagram for grain boundary effect in the gate leakage mechanism.](srep23189-f7){#f7}

###### Progress of FeFET with MFIS Structure.

                                    K.-H. Kim [@b60]       T. P.-C. Jaun [@b59]    W.-C. Shih [@b58]     K. Takahashi [@b57]      M. Tang [@b50]       J. H. Park \[This Work\]
  ----------------------------- ------------------------- ---------------------- ---------------------- --------------------- ----------------------- --------------------------
  MFIS Structure                   Pt/SBT/Si~3~N~4~/Si     Al/PZT/Dy~2~O~3~/Si     Al/PZT/Y~2~O~3~/Si     Pt/SBT/HfO~2~/Si        Pt/SBT/HfTaO/Si          Pt/PZT/ZrTiO4/Si
  Ferroelectric                        260 nm-PZT               250 nm-PZT             290 nm-PZT            400 nm-SBT             300 nm-SBT                200 nm-PZT
  Condition                           (Poly-Grain)             (Poly-Grain)           (Poly-Grain)          (Poly-Grain)           (Poly-Grain)             (Single-Grain)
  Buffer insulator                        6-nm                    20-nm                 11.8-nm                 8-nm                   10-nm                     2-nm
  Condition                             Si~3~N~4~               Dy~2~O~3~               Y~2~O~3~               HfO~2~                  HfTaO                   ZrTiO~4~
  Operation Voltage (V)                    10                       8                      8                      5                     10                        6
  Program/Erase Speed                    10 nsec                    NA                     NA                    NA                     NA                     500 nsec
  Gate Leakage Conduction                  NA               5 × 10^−8^ A/cm^2^       10^−8^ A/cm^2^        10^−9^ A/cm^2^         10^−7^ A/cm^2^            10^−8^ A/cm^2^
  Retention Time (loss%/Time)        Loss 39%/3-Days        Loss 30%/10^4^ sec    Loss 11.5%/10^4^ sec    Loss 34%/1 Month       Loss 10%/1 Month          Loss 11%/1 Month
  Fatigue Test (loss%/Cycle)     \<Loss 1%/10^11^ cycles            NA                     NA                    NA            Los 11%/10^11^ cycles   \<Loss 1%/10^11^ cycles
